Skip to main content
Video s3
    Details
    Presenter(s)
    Saptarsi Das Headshot
    Display Name
    Saptarsi Das
    Affiliation
    Affiliation
    Samsung R&D Institute India-Bangalore
    Country
    Abstract

    As throughput of neural network accelerator data-paths have grown, memory has consistently fallen behind. Although attempts have been made to improve performance of improve performance of neural networks via approaches such as batching, several layers often starve for memory bandwidth when used for tasks such as online inferencing. In order to mitigate memory bandwidth limitations, we propose a near memory accelerator for mobile devices based on Transport-Triggered Architecture (TTA) and evaluate its performance benefits compared to the existing approaches. Through experiments we demonstrate that our proposed accelerator achieves up to 4.3x speedup with respect to a non-near memory accelerator and the proposed TTA data-path achieves area and energy efficiency close to fixed-function data-paths while offering programmability similar to VLIW cores.

    Slides
    • Transport Triggered Near Memory Accelerator for Deep Learning (application/pdf)