Video Not Available

C4L-01
ISCAS 2021
|
Technical Lecture and Demo

SAR ADC

A 1.6-GS/s 8b Flash-SAR Time-Interleaved ADC with Top-Plate Residue Based Gain Calibration

Presented Date:Jul 08, 09:08am UTC
Presenter(s): Che-Wei Hsu
Author(s): Che-Wei Hsu, Soon-Jyh Chang

An 11-Bit 500 MS/s Two-Step SAR ADC with Non-Attenuated Passive Residue Transfer

Presented Date:Jul 08, 09:08am UTC
Presenter(s): Wenbin He
Author(s): Wenbin He, Fan Ye, Junyan Ren

A 12-Bit SAR ADC with Reference Voltage Ripple Suppression

Presented Date:Jul 08, 09:08am UTC
Presenter(s): Chih-Cheng Chen
Author(s): Wei-Chih Lai, Tzu-Hsiang Hsu, Chih-Cheng Chen, Chih-Cheng Hsieh

A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in 28 nm CMOS

Presented Date:Jul 08, 09:08am UTC
Presenter(s): Frowin Buballa
Author(s): Frowin Buballa, Sebastian Linnhoff, Michael Reinhold, Friedel Gerfers

A Sampling Speed Enhancement Technique for Near-Threshold SAR ADCs

Presented Date:Jul 08, 09:08am UTC
Presenter(s): Bojun Hu
Author(s): Sanfeng Zhang, Qiang Li, Bojun Hu, Xiong Zhou, Xiangxin Pan, Zhaoming Ding
Chair(s)
Tawfiq Musah Headshot
Tawfiq Musah
Affiliation
Ohio State University
Country
View profile
Salvatore Pennisi Headshot
Salvatore Pennisi
Affiliation
Universita di Catania
Country
View profile