This paper presents a source-synchronous receiver architecture for use in parallel optical links. The proposed system is reconfigurable, allowing any channel to be used as a clock or data lane. The architecture is designed for modedivision multiplexed (MDM) optical links with forwarded clocks and allows the sensitive clock signal to be placed in the lane with the least amount of optical crosstalk for a given photonic interconnect.