Skip to main content
Video s3
    Details
    Presenter(s)
    Xuliang Wang Headshot
    Display Name
    Xuliang Wang
    Affiliation
    Affiliation
    Hong Kong University of Science and Technology
    Country
    Author(s)
    Display Name
    Xuliang Wang
    Affiliation
    Affiliation
    Hong Kong University of Science and Technology
    Display Name
    Wing Hung Ki
    Affiliation
    Affiliation
    Hong Kong University of Science and Technology
    Abstract

    A partitioning scheme of the digital system together with inserted digital low-dropout regulator is proposed and verified with numerical experiment. Besides, theoretical analysis of distributed digital low-dropout regulators including both LCO and transient response has been done and verified with circuit-level simulation.

    Slides
    • Partitioning Scheme and Performance Analysis of Distributed Digital Low-Dropout Regulators in SoC (application/pdf)