Skip to main content
Video s3
    Details
    Presenter(s)
    Miguel Cacho-Soblechero Headshot
    Affiliation
    Affiliation
    Imperial College London
    Country
    Abstract

    This paper presents an Ion-to-Frequency ISFET architecture capable of operating at supplies as low as 0.2V, targeting fully-digital ultra-low power applications. The ISFET, biased in weak inversion, encodes the pH concentration as a frequency modulated digital signal by controlling the polarity and discharge rate of a capacitor. This architecture is implemented using digital gates operating at low voltages, achieving minimal power consumption and addressing the need for scalability to deep sub-micron technologies. Implemented in TSMC 0.18µm standard CMOS technology, each pixel occupies 20 µm x 21 µm and consumes a maximum of 33 pW while preserving a large sensitivity of 287 Hz/pH at a carrier frequency of 697Hz. Simulation results indicate low power consumption with a compact pixel size, becoming an efficient solution for the next-gen of portable and wearable applications.

    Slides