we proposed a novel caching manager for chiplet systems in order to reduce coherence miss at last level caches. Reinforcement learning algorithm is applied to make caching decisions adaptively. Our results show that more than 60\% of coherence miss is removed on average, and achieves, on average, 1.13x processor speedup over a wide range of parallel applications benchmarking.