In this work, we propose a logic-compatible AND eFlash cell structure for in-memory computation of artificial neural networks (ANNs) using multiple 3T eFlash bitcells and shared access transistors. The proposed AND eFlash cell array is used for computing dot-products between binary inputs and reconfigurable bit-precision weights.