Details
Presenter(s)
![Hanyue Li Headshot](https://confcats-catavault.s3.amazonaws.com/CATAVault/ieeecass/master/files/styles/cc_user_photo/s3/user-pictures/photo_2.jpg?h=bf9ebbb2&itok=DLFO1poe)
Display Name
Hanyue Li
- Affiliation
-
AffiliationEindhoven University of Technology
- Country
-
CountryNetherlands
Abstract
This paper presents a duty-cycled input driver for a SAR ADC. Being a discrete-time system, the SAR ADC requires an accurate input signal only at its sampling moment. This motivates the use of a duty-cycled input driver which can be turned off during the conversion phase to save power. In this way, the power consumption of the SAR ADC together with its input driver becomes fully dynamic. This idea is applied to a 10-bit 4 MS/s SAR ADC with unity-gain input drivers. Fabricated in 65 nm CMOS, the prototype achieves 8.9 ENOB and 69.9 dB SFDR while consuming 35.0 μW. This leads to a Walden FoM of 18.3 fJ/conversion-step for the ADC including driver.