This paper presents a 2×VDD tolerant I/O buffer with low voltage (VDD) devices. The novel gate tracking circuit and N-well control circuits in mixed voltage I/O buffer is proposed to solve the unwanted leakage paths and dynamic power loss. The proposed design is verified in 22nm FinFET technology. The design can be used for any CMOS technology for 2 × VDD tolerant I/O buffer.