Details
Presenter(s)
Display Name
Jinwook Jung
- Affiliation
-
AffiliationIBM T. J. Watson Research Center
- Country
Abstract
Machine learning (ML) for IC design often faces the challenge of "small data" due to its nature. It takes a huge amount of time and effort to go through multiple P&R flows with various tool settings, constraints, and parameters for obtaining useful training data of ML-enabled EDA. In this regard, systematic and scalable execution of hardware design experiments, together with standards for sharing of data and models, is an essential element of ML-based EDA and chip design. In this talk, I will present the effort taken in IEEE CEDA Design Automation Technical Committee (DATC) to establish research foundations for ML-enabled EDA and IC design.