Details
Presenter(s)
![Dharmaray Nedalgi Headshot](https://confcats-catavault.s3.amazonaws.com/CATAVault/ieeecass/master/files/styles/cc_user_photo/s3/user-pictures/7354781_0.jpg?h=693f1800&itok=OZLHxutw)
Display Name
Dharmaray Nedalgi
- Affiliation
-
AffiliationIntel Technology India Pvt Ltd Bengaluru
- Country
-
CountryIndia
Abstract
This paper presents a 2 × VDD tolerant I/O buffer using 1 × VDD devices, with hot-carrier and gate-oxide reliability considerations. The novel circuit for mixed voltage I/O buffer is proposed to solve the hot-carrier and gate-oxide reliability issues. The proposed circuit is designed in 22nm FinFET technology. The design can be used in any CMOS technology for 2 × VDD tolerant I/O buffer to reduce hot-carrier effect.