Skip to main content
Video s3
    Details
    Poster
    Presenter(s)
    Ratnala Vinay Headshot
    Display Name
    Ratnala Vinay
    Affiliation
    Affiliation
    IIT Hyderabad
    Country
    Author(s)
    Display Name
    Ratnala Vinay
    Affiliation
    Affiliation
    IIT Hyderabad
    Display Name
    Pradip Sasmal
    Affiliation
    Affiliation
    IIT Hyderabad
    Display Name
    Chandrajit Pal
    Affiliation
    Affiliation
    IIT Hyderabad
    Display Name
    Toshihisa Haraki
    Affiliation
    Affiliation
    SMC Japan
    Display Name
    Kazuhiro Tamura
    Affiliation
    Affiliation
    SMC Japan
    Display Name
    Chirag Juyal
    Affiliation
    Affiliation
    SMC Japan
    Affiliation
    Affiliation
    SMC Japan
    Affiliation
    Affiliation
    Indian Institute of Technology, Hyderabad
    Display Name
    Amit Acharyya
    Affiliation
    Affiliation
    Indian Institute of Technology Hyderabad
    Abstract

    Run time power management has been a major problem in edge devices. Similar problem in High-Performance Computing is resolved using approaches like Q-learning. The bottleneck of implementing Q-learning on edge compute platforms is the large Q-table size and the compute load of algorithm. As part of our work, we propose a lightweight Q-learning methodology with memory management and work-load management policy. Proposed Run Time Manager eventually helps to bring down the power. Our proposed methodology has been implemented on Jetson Tx2 board which brought run-time power savings between 5%-23% and Q-table size decreased by 60%