Skip to main content
    Details
    Poster
    Author(s)
    Display Name
    Clement Beauquier
    Affiliation
    Affiliation
    STMicroelectronics
    Display Name
    Antoine Frappé
    Affiliation
    Affiliation
    Univ. Lille
    Display Name
    Andreas Kaiser
    Affiliation
    Affiliation
    Univ. Lille, CNRS, Centrale Lille, Junia, Univ. Polytechnique Hauts-de-FR, UMR 8520 – IEMN
    Abstract

    This work presents the first 21 - 43 GHz CMOS analog Duty Cycle Controller (DCC) implemented in 28 nm FDSOI. The main application is millimeter wave mixers with CMOS digital signals. The proposed circuit corrects the input duty cycle with a negative feedback analog loop. Observability of the duty cycle is made through a passive low pass filter and the control is achieved by modifying the rise and fall time of the input clock signal, via backgate biasing of an inverter chain. At 28 GHz, the duty cycle correction range varies from 40 % to 55 %, and the additional power consumption introduced by the correction loop is frequency independent and is equal to 0.6 mW.