Details
Poster
Presenter(s)
![Ghita Harcha Headshot](https://confcats-catavault.s3.amazonaws.com/CATAVault/ieeecass/master/files/styles/cc_user_photo/s3/user-pictures/21941.jpg?h=fbf7a813&itok=Gp6nQTQ2)
Display Name
Ghita Harcha
- Affiliation
-
AffiliationUnversité Bretagne Sud
- Country
Abstract
In this paper, we present a lightweight secured AES hardware implementation designed to further resist to Side Channel Attacks relying on Power Analysis. The proposed architecture is based on an 8-bit data-path, and the protection is provided by shuffling computations and memory locations. Our shuffling module is based on a permutation network controlled by a Random Number Generator and leads to the best compromise between security, area, and performances compared to state-of-the-art.